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The electrical properties of amorphous LaAlO 3 / GaAs metal-oxide-semiconductor capacitors fabricated using molecular-beam deposition are investigated. The surface was protected during sample transfer between III-V and oxide molecular beam epitaxy chambers by a thick arsenic-capping layer. Amorphous LaAlO 3 was deposited on c͑4 ϫ 4͒ and ͑2 ϫ 4͒ reconstructed ͑100͒ GaAs surfaces. An annealing method, a low temperature-short time rapid thermal annealing ͑RTA͒ followed by a high temperature RTA, was developed, yielding extremely small hysteresis ͑ϳ30 mV͒, frequency dispersion ͑ϳ60 mV͒, and interfacial trap density ͑mid-10 One of the approaches to realize low power and highspeed/frequency devices is to use materials in which the carrier mobility is much higher than that of silicon, such as gallium arsenide ͑GaAs͒ or indium gallium arsenide ͑In-GaAs͒. For the past 30 years, the lack of a useful surface passivation for compound semiconductors has, however, precluded development of metal-oxide-semiconductor ͑MOS͒ devices and caused high surface recombination parasitics in scaled devices. Oxidation and metal deposition on III-V materials create a high interface trap density ͑D it ͒, the former by causing considerable local lattice rearrangement and the latter by disturbing the periodic structure at the surface.
1,2 Extra metallic arsenic ͑As͒ atoms on the surface also lead to high D it . 3 The high trap density due to surface/interface defects pins the Fermi level near the energy band gap center, which prevents modulation of the surface potential with gate bias voltage in the case of a metal-oxide-semiconductor fieldeffect transistor.
The development of high performance GaAs-based MOS device applications demands proper surface treatment techniques and interfaces to reduce D it . In addition, a high dielectric constant material is essential to decrease the gate leakage current and enables the continuation of MOS scaling. Many insulators, such as Si 3 N 4 , Ga 2 O 3 ͑Gd 2 O 3 ͒, 4 Al 2 O 3 , 5 and HfO 2 ͑Ref. 6͒ are currently being explored. Amorphous LaAlO 3 on Si has shown good thermal stability, a high optical band gap ͑6.2 eV for amorphous LaAlO 3 ͒ and a high dielectric constant ͓16± 2 for amorphous LaAlO 3 films deposited by molecular-beam deposition ͑MBD͔͒. 7, 8 In previous work, we illustrated what types of annealing effectively improved the interface quality of amorphous LaAlO 3 deposited on the c͑4 ϫ 4͒ and ͑2 ϫ 4͒ surface reconstructions of ͑100͒ GaAs. 9 Here, we introduce an optimized annealing process using a two-step annealing method that significantly reduces C-V hysetersis, frequency dispersion, and D it . We characterize the interface using capacitancevoltage ͑C-V͒, current-voltage ͑I-V͒, and conductancevoltage ͑G-V͒ measurements.
After in situ desorption of its native oxide, a Be doped ͓͑1 ± 0.5͒ ϫ 10 18 cm −3 ͔ 300 nm epitaxial GaAs layer was grown at 580°C on p+ GaAs ͑100͒ substrate ͓Zn doping of ͑0.5-5͒ ϫ 10 19 cm −3 ͔ in a Varian Gen II ultrahigh vacuum ͑UHV͒ molecular-beam epitaxy system. A thick amorphous arsenic ͑As͒ capping layer was deposited after GaAs growth using an As 2 flux ͑the As beam equivalent pressure = 2.5ϫ 10 −6 Torr͒ at room temperature for 1 h. The As capping layer efficiently protects the GaAs surface from oxidation and contamination during wafer transfer. The sample was transferred in air to the MBD chamber for LaAlO 3 deposition. An in situ reflection high-energy electron diffraction ͑RHEED͒ system was used to monitor the surface reconstruction pattern as the As capping layer was thermally desorbed. 10 Two types of surface conditions were achieved by heating in ultrahigh vacuum: an As-rich c͑4 ϫ 4͒ surface at 325°C and an As-stabilized ͑2 ϫ 4͒ surface at 480°C. These RHEED patterns suggest that there are more free As atoms at the interface of the c͑4 ϫ 4͒ sample than of the ͑2 ϫ 4͒ sample. [10] [11] [12] After cooling the samples in UHV to 80°C, a 10 nm amorphous LaAlO 3 film was deposited using elemental lanthanum, aluminum, and oxygen sources. 7, 8 After removal from MBD system and air exposure, a 100 nm thick of Al film was evaporated by e beam on the sample through a shadow mask to form the gate electrodes. The back side Ohmic contact was formed using a composite stack of 50 nm of titanium ͑Ti͒ followed by 150 nm of gold ͑Au͒.
First, we investigated the effect of forming gas furnace annealings ͑FGAs͒ ͑4% hydrogen and 96% N 2 ͒ on the c͑4 ϫ 4͒ sample. To avoid the diffusion of arsenic atoms from the GaAs surface into the LaAlO 3 layer, low temperature ͑ഛ300°C͒ and long time FGAs were executed; ͑i͒ at 295°C for 80 or 85 min, ͑ii͒ at 285°C for 85 or 95 min.
Second, we developed a two-step annealing method for the LaAlO 3 on ͑2 ϫ 4͒ reconstructed samples to decrease the C-V hysteresis and frequency dispersion at the same time. As diffusion from the GaAs surface into the oxide, a low temperature ͑Ͻ300°C͒ short time ͑Ͻ10 s͒ rapid thermal annealing ͑RTA͒ in N 2 was performed first to anneal the LaAlO 3 layer without As diffusion. This was followed by a normal high temperature RTA at 450°C for 2 min in N 2 . For the purpose of this discussion, this method will be called a low temperature spike RTA followed by a high temperature RTA ͑LSHT RTA͒ method. For comparison, a single high temperature RTA at 450°C for 2 min in N 2 was executed after deposition of the Al gate electrodes. The C-V measurements were performed at frequencies of 10 kHz, 100 kHz, and 1 MHz in a shielded probe station at room temperature in the dark using an Agilent 4284A Precision LCR meter. Figure 1 shows the C-V measurements of LaAlO 3 / c͑4 ϫ 4͒ samples. The inset of Fig. 1͑a͒ depicts C-V curves for an as-deposited samples which show small hysteresis ͑ϳ60 mV͒, but large frequency dispersion ͑ϳ430 mV͒. This indicates the presence of a substantial interface trap capacitance due to a large D it . A 295°C, 80 min FGA significantly reduced the frequency dispersion ͑100-150 mV͒ while still maintaining the small hysteresis ͑ϳ60 mV͒ ͓Fig. 1͑a͔͒. The hysteresis emerged when a sample was annealed only 5 min longer at the same temperature in Fig. 1͑b͒ . No additional improvement was achieved due to the limitation of the arsenic rich c͑4 ϫ 4͒ starting surface.
The C-V characteristics of LaAlO 3 / ͑2 ϫ 4͒ surface reconstruction samples are illustrated in Fig. 2 . A single postmetal-deposition RTA at 450°C for 2 min in N 2 appears to reduce the C-V hysteresis ͑ϳ190 mV͒ and frequency dispersion ͑ϳ180 mV͒ ͓Fig. 2͑a͔͒. However, as shown in Fig. 2͑b͒ , the LSHT RTA method significantly eliminates these undesirable problems, resulting in a C-V hysteresis of ϳ30 mV, no frequency dispersion between 100 kHz and 1 MHz, and 60 mV frequency dispersion between 10 kHz and 100 kHz. The C-V curves exhibited little change between unannealed and just a low temperature-spike RTA ͑LS RTA͒. The twostep LSHT RTA method, however, produced C-V curves with little hysteresis; a range of 255-275°C temperature and 10-20 s duration LS RTA followed by a 450°C, 2 min RTA produced the best results. The inset of Fig. 2͑b͒ shows the D it to be below 5 ϫ 10 10 eV −1 cm −2 around midgap measured using the high frequency conductance method. 13 The G-V curves were corrected for series resistance. Then peak values of G P ͑͒ / curves were measured for the D it calculation. 13 The C-V curves and D it for this process are comparable to those of Ga 2 O 3 ͑Gd 2 O 3 ͒. 4 When samples were annealed at too high a temperature or for too long a time, the hysteresis increased again. Based on this result, we speculate that the first LS RTA might anneal and densify the LaAlO 3 layer, which then impedes any subsequent As diffusion and charge trapping in the oxide. The second high temperature RTA then anneals the interface and rearranges the As atoms, resulting in a low D it . Further experiments are in progress to analyze the LSHT RTA effect. In Fig. 3͑a͒ , low gate leakage current is also maintained after these annealings. Figure 3͑b͒ and 3͑c͒ illustrate the interfacial depth profile of Ga and As 3d core levels of a LSHT RTA sample measured by x-ray photoelectron spectroscopy. It reveals no As 2 O 3 or Ga 2 O 3 either at the interface or in the oxide.
In summary, we have optimized the annealing condition for LaAlO 3 / GaAs MOS capacitors. The GaAs surfaces were protected by a thick As cap layer during sample transfer, which was subsequently desorbed under UHV prior to the LaAlO 3 deposition. The annealing effects on the two differently reconstructed GaAs surfaces illustrate the relationships between the starting surface condition and the resultant interface trap density level. The As-rich c͑4 ϫ 4͒ surface led to a larger frequency dispersion in the C-V characteristics, which is most likely due to a high interface trap density. Most importantly, the LSHT RTA method efficiently reduces the D it , the bidirectional C-V hysteresis, and frequency dispersion, while still maintaining a reasonable leakage current level. MOS transistor fabrication and similar characterization of n-type samples are in progress. Fig. 2͑b͒ ͑after LSHT RTA͒. The interfacial depth profiles of ͑b͒ Ga 3d and ͑c͒ As 3d core level of the same sample treated using the LSHT RTA method.
